View CXA1386PK_4200565.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

description the cxa1386p/k are 8-bit high-speed flash a/d converter ics capable of digitizing analog signals at the maximum rate of 75msps. the digital i/o levels of these a/d converters are compatible with the ecl 100k/10kh/10k. the cxa1386p/k is pin-compatible with the earlier models cxa1056p/k, cxa1016p/k, respectively. they can be replaced by the cxa1386p/k without any design changes, in most cases. compared with the earlier models, these new models have been greatly improved in performance, by incorporating advanced process, new circuit design and carefully considered layout. features differential linearity error: 1/2lsb or less integral linearity error: 1/2lsb or less high-speed operation with maximum conversion rate of 75msps (min.) wide analog input bandwidth: 150mhz (min. for full-scale input) low power consumption: 580mw (typ.) single power supply: ?.2v low input capacitance: 17pf (typ.) built-in integral linearity conpensation circuit low error rate operable at 50% clock duty cycle good temperature characteristics capable of driving 50 loads pin configuration pins with name are nc pins (not connected). structure bipolar silicon monolithic ic applications digital oscilloscopes hdtv (high-definition tvs) other apparatus requiring high-speed a/d conversion ?1 cxa1386p/k e90114c54-st 8-bit 75msps flash a/d converter sony reserves the right to change products and specifications without prior notice. this information does not convey any license by any implication or otherwise under any patents or other right. application circuits shown, if any, are typical examples illustrating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits. cxa1386k 44 pin lcc (ceramic) cxa1386p 28 pin dip (plastic) 22 23 24 25 26 27 28 15 16 17 18 19 20 21 2 3 4 5 6 7 8 9 10 11 12 13 14 1 cxa1386p av ee clk v rt av ee agnd v in agnd v rm agnd v in agnd av ee v rb clk linv dv ee dv ee dgnd (lsb) d0 d1 d2 d3 d4 d5 d6 dgnd minv (msb) d7 (lsb) d0 8 9 10 11 12 13 14 15 16 17 cxa1386k 7 d1 d2 d3 d4 d5 d6 (msb) d7 dgnd2 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 39 40 41 42 43 44 1 2 3 4 5 6 av ee av ee v rb clk clk minv dv ee dgnd1 av ee av ee v rt av ee dgnd2 linv dv ee dgnd1 agnd v in agnd v rm agnd v in agnd
?2 cxa1386p/k absolute maximum ratings (ta = 25?) supply voltage av ee , dv ee ? to +0.5 v analog input voltage v in ?.7 to +0.5 v reference input voltage v rt , v rb , v rm ?.7 to +0.5 v i v rt ?v rb i 2.5 v digital input voltage clk, clk, minv, linv ? to +0.5 v i clk ?clk i 2.7 v v rm pin input current i vrm ? to +3 ma digital output current id 0 to id 7 ?0 to 0 ma storage temperature tstg ?5 to +150 ? recommended operating conditions min. typ. max. unit supply voltage av ee , dv ee ?.5 ?.2 ?.95 v av ee ?dv ee ?.05 0 +0.05 v agnd ?dgnd ?.05 0 +0.05 v reference input voltage v rt ?.1 0 +0.1 v v rb ?.2 ?.0 ?.8 v analog input voltage v in v rb v rt pulse width of clock t pw1 6.6 ns t pw0 6.6 ns operating temperature tc (cxa1386k) ?0 +100 ? ta (cxa1386p) ?0 +75 ?
?3 cxa1386p/k block diagram 255 126 127 128 129 191 192 193 254 63 64 65 1 2 clock driver r 3 r 1 r 2 r/2 r r r r r r r r r r r r r r r/2 d7 (msb) d6 d4 d3 d5 d2 d1 d0 (lsb) output encode logic minv v rt v in v rm v in v rb clk clk linv comparator
?4 cxa1386p/k pin description and i/o pin equivalent circuit anlog gnd. used as gnd for input buffers and latches of comparators. isolated from dgnd or dgnd 1/2. 19, 21, 23, 25 31, 33, 35, 37 agnd 0v 18, 26, 28 16 15 3, 12 dgnd 0v 22 clk 23 clk i ecl 27, 28, 40, 41, 44 av ee ?.2v analog v ee ?.2v (typ.). internally connected with dv ee (resistance: 4 to 6 ). ceramic chip capacitors of at least 0.1f should be used to connect to agnd and be placed near the pins. clk input input complementary to clk. with open connection, kept at threshold voltage (?.3v). device is operable without clk input, but use of complementary inputs of clk and clk is recommended to obtain the stable high- speed operation. digital gnd (used for internal circuits and output transistors) pin no dip lcc symbol i/o standard voltage level equivalent circuit description r r r r r r dgnd (dgnd1) clk clk dv ee 5, 19 dgnd1 0v digital gnd (used for internal circuits) 6, 16 dgnd2 0v digital gnd (used for output buffers)
?5 cxa1386p/k 2, 13 4, 20 dv ee ?.2v digital v ee internally connected with av ee (resistance: 4 to 6 ) ceramic chip capacitors of at least 0.1f should be used to connect to dgnd and be placed near the pins. lsb of data outputs. external pull-down resistor is required. data outputs. external pull-down resistors are required. msb of data outputs. external pull-down resistor is required. input pin for d0 (lsb) to d6 output polarity inversion (see output code table). with open connection, kept at "l" level. input pin for d7 (msb) output polarity inversion (see output code table). with open connection, kept at "l" level. 4 11 1 14 21 minv i ecl 3 linv i ecl 15 d7 5 6 7 8 9 10 9 10 11 12 13 14 d1 d2 d3 d4 d5 d6 8d0 o ecl dgnd (dgnd2) dv ee di r r r r linv or minv dv ee ?.3v dgnd (dgnd1) pin no dip lcc symbol i/o standard voltage level equivalent circuit description
?6 cxa1386p/k reference voltage (bottom) typically ?v a ceramic capacitor of at least 0.1f and a tantalus capacitor of at least 10f should be used to connect to agnd and be placed near the pins. reference voltage mid point be used as a pin for integral linearity compensation reference voltage (top) typically 0v when a voltage different from agnd is applied to this pin, a ceramic capacitor of at least 0.1f and a tantalus capacitor of at least 10f should be used to connect to agnd and be placed near the pins. unused pins no internal connections have been made to these pins. connecting them to agnd or dgnd on pc board is recommended. 17 22 27 1, 2, 7, 17, 18, 24, 25, 29, 30, 38 39, 43 nc 42 v rt i0v 34 v rm iv rb /2 26 v rb i ?v pin no. dip lcc symbol i/o standard voltage level equivalent circuit description comparator 1 comparator 2 comparator 127 comparator 128 comparator 129 comparator 130 comparator 255 r/2 r r r r r r r r/2 r 3 r 2 r 1 v rt v rm v rb analog input pins. these two pins must be connected externally, since they are not internally connected. see application note for precautions. 20, 24 32, 36 v in i v rt to v rb agnd av ee v in v in
?7 cxa1386p/k electrical characteristics (ta = 25?, av ee = dv ee = ?.2v, v rt = 0v, v rb = ?v) item resolution dc characteristics integral linearity error differential linearity error analg input analog input capacitance analog input resistance input bias current reference inputs reference resistance offset voltage v rt v rb digital inputs logic h level logic l level logic h current logic l current input capacitance switching characteristics maximum conversion rate aperture jitter sampling delay output delay h pulse width of clock l pulse width of clock digital outputs logic h level logic l level output rising time output falling time dynamic characteristics input bandwidth s/n ratio error rate differential gain error differential phase error power supply supply current power consumption * 2 n e il e dl c in r in i in r ref e ot e ob v ih v il i ih i il fc taj tds tdo t pw1 t pw0 v oh v ol tr tf dg dp i ee pd fc = 75msps fc = 75msps v in = ?v + 0.07vrms v in = ?v input connected to ?.8v input connected to ?.6v error rate 10 ? tps * 1 r l = 620 to dv ee r l = 620 to dv ee r l = 620 to dv ee , 20% to 80% r l = 620 to dv ee , 80% to 20% v in = 2vp-p input frequency at ?db input = 1mhz, fs clock = 75mhz input = 18.75mhz, fs clock = 75mhz input = 18.749mhz, fs error > 16lsb clock = 75mhz ntsc 40ire mod. ramp, fc = 75msps 75 8 0 ?.13 0 ?0 75 4.0 6.6 6.6 ?.03 150 ?50 8 0.3 0.3 17 390 110 18 10 7 10 3.0 6.5 0.9 2.1 46 40 1.0 0.5 ?04 580 0.5 0.5 200 155 32 24 ?.50 50 50 9.0 ?.62 10 ? bits lsb lsb pf k ? mv mv v v ? ? pf msps ps ns ns ns ns v v ns ns mhz db db tps * 1 % deg ma mw symbol condition min. typ. max. unit { { } { * 1 tps: times per sample * 2 pd = i ee ?v ee + r ref (v rt ?v rb ) 2
?8 cxa1386p/k output code table v in * 0v ?v ?v 0 1 127 128 254 255 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 : : 0 1 1 1 1 1 0 0 0 0 : : 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 : : 1 1 1 1 1 0 0 0 0 0 : : 0 1 1 1 0 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 0 : : 0 0 0 0 0 1 1 1 1 1 : : 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 : : 1 0 0 0 0 0 1 1 1 1 : : 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 step minv 1 linv 1 d7 d0 d7 d0 d7 d0 d7 d0 0 1 1 0 0 0 * v rt = 0v, v rb = ?v timing diagram tds tr tf 80% 20% 80% n + 1 20% n n 1 tdo tpw0 tpw1 n + 1 n + 2 n analog input clk clk digital output
?9 cxa1386p/k electrical characteristics test circuit maximum conversion rate test circuit comparator a > b pulse counter cxa1386 p/k signal source ecl latch ecl latch 1/4 + signal source f clk 4 ?1khz 2vp-p sin w ave f clk v in clk clk 8 data 16 a b differential gain error test circuit differential phase error test circuit dut cxa1386 p/k ecl latch 10bit d/a vector scope delay amp ntsc signal source sg (cw) 50 clk clk 10 w v in 8 8 v bb dg.dp (cx20202a-1) integral linearity error test circuit differential linearity error test circuit dut cxa1386 p/k a < b a > b comparator a8 to a1 a0 b8 to b1 b0 buffer controller dvm 8 8 8 "1" "0" 00000000 to 11111110 clk (75mhz) v in +v ? s2 s1 s1: on when a < b s2: on when a > b
?10 cxa1386p/k power supply current test circuit analog input bias current test circuit cxa1386p a a 22 23 24 25 26 27 28 15 16 17 18 19 20 21 2 3 4 5 6 7 8 9 10 11 12 13 14 1 i in i ee ?.2v ?v ?v 8 9 10 11 12 13 14 15 16 17 cxa1386k 7 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 39 40 41 42 43 44 1 2 3 4 5 6 ?v a ?v i in a i ee ?.2v sampling delay test circuit aperture jitter test circuit aperture jitter test method cxa1386 p/k osc1 f : variable osc2 logic analizer 37.5mhz 37.5mhz amp ecl buffer clk v in 8 fr 1024 samples v in s (lsb) clk v in clk t d v d t 0v ?v ?v 129 128 127 126 125 aperture jitter where s (unit: lsb) is the deviation of the output codes when the input frequency is exactly the same as the clock and is sampled at the largest slew rate point. taj = s / = s /( ), ? t ? u 2 256 2 f aperture jitter is defined as follows:
?11 cxa1386p/k 8bit 75msps adc and dac evaluation board it is necessary to equip "the cxa1396d/p evaluation board with dac" with "a1396d ?a1386p adapter" in order to evaluate cxa1386p. in addition to indispensable features such as the reference voltage generator, this tool equips two sets of analog inputs (the direct input and the buffer amplifier input), the input voltage offset generator, the clock decimator, the output data latches, the 10-bit high-speed dac, and the 20-pin cable connector for digital outputs. this evaluation board provides full performance of the cxa1386p and it is designed to facilitate evaluation. features resolution: 8bits maximum conversion rate: 75msps supply voltage: +5.0v, ?.2v, ?.0v two analog inputs (direct input, buffer amplifier input) clock level converter: sine wave to ecl level signal reference voltage adjustment circuit for the a/d converter built-in clock frequency decimation circuit: (1/1 to 1/16) fig. 1. block diagram buffer data latch linv minv v rb v rm vin clk cxa1386p vin offset decimator d/a converter vrb ?v sw3 clk sw1 sw2 l h ?.2v (a) ?.2v (a) v r2 (2k) v r1 (2k) amp.in dir.in clk 240 51 51 0.1 j1 a b c d v r3 (1k) 1k 8 8 8 (d 7 to d 0 ) digital out (connector) 8 (d 7 to d 0 ) 2 (clk.clk) clk d/a out 1/1 to 1/16 x (?) ?.2v (d) dgnd ?v (d) ?.2v (a) agnd +5v
?12 cxa1386p/k supply current item min. typ. max. unit ?.2v +5.0v ?.0v 0.85 15 0.45 1.0 30 0.6 a ma a ( note: supply current ?.0v is the value when rn10, rn11 and rn12 are not mounted.) analog input (dir. in, amp. in) item min. typ. max. unit input voltage (dir. in) (amp. in) * 1 input impedance ?.0 ?.5 50 0 +0.5 v v ( * 1 : adjustable by vr1) clock input (clk) item min. typ. max. unit input voltage (peak to peak) input impedance 2.0 50 vp-p digital output (d0 to d7) ecl 10kh level clock output ecl 10kh level, complementary output output code table v in 1 1 1 1 1 1 1 1 1 0 : : 1 0 0 0 0 0 1 1 1 1 : : 0 0 0 0 1 0 0 0 0 0 0v : : : : : : : : ?v 1 0 0 0 0 1 0 0 0 1 : : 1 1 1 1 1 0 0 0 0 0 : : 0 1 1 1 0 0 1 1 1 1 0 1 1 1 1 0 1 1 1 0 : : 0 0 0 0 0 1 1 1 1 1 : : 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 : : 0 1 1 1 1 1 0 0 0 0 : : 1 1 1 1 0 1 1 1 1 1 minv linv 0 1 0 0 1 0 1 1
?13 cxa1386p/k fig. 2. timing chart n 1 n n ?2 n ?1 n tdh 1.8ns (typ) tdh 1.8ns (typ) n n 2 n 4 n + 1 n a/d input pin pcb input pin a/d clock a/d output pcb output pin pcb output pin pcb output pin pcb output pin vin (dir. in, amp. in) clk clk clk d7 to d0 (for 1/1 frequency division) clkn clk (for 1/1 frequency division) d7 to d0 data out (for 1/2 frequency division) clkn clk (for 1/2 frequency division) adjustment methods and notes on operation 1) vin offset (vr1) the volume to adjust the signal range (0v center assumed) with the a/d converter input range when a waveform is input through amp. in. 2) a/d full scale (vr2) the volume to adjust a/d converter vrb voltage. 3) linearity (vr3) the volume to adjust vrm (linearity) voltage.
4) d/a full scale (vr4) the volume to adjust d/a output full scale (?v) 5) j1 (input selection) a: shorts to adjust vrm voltage. b: shorts to supply dc voltage to vin. c: shorts to select amp.in input. d: shorts to select dir. in input. 6) sw1 the switch for linv high/low 7) sw2 the switch for minv high/low 8) sw3 (decimation) the switch to select clock frequency decimation. switch position: decimation ratio 0: 1/1 1: 1/2 2: 1/4 3: 1/8 4: 1/16 9) sw4 (d/a inv) the switch for d/a converter output inversion. 10) rn10, rn11 and rn12 are not mounted at shipment. they are not required during evaluation. 11) waveform probe pins p5 and p8 through p28 are devised to facilitate gnd connection in order to reduce the distortion. as shown in the diagram below, the distance between the probe point and the gnd is 300 mils, and there is f 1.2mm throughhole at each. the signal and gnd locations are suit for a tektronix gnd tip (part number 013-1185-00). 12) d/a converter (ic13) input data (waveform probe pins p21 through p28) are the complementary signals of the decimated a/d converter outputs. those are inverted again in the d/a converter so that the direction of reproduced waveform can agree with the a/d input signal converter. 13) the part number of the digital output connector is kel 8830e-020-170s. a corresponding connector and cable assembly is junkosha kb0020mcg50bi. ?14 cxa1386p/k [jumper poisition at shipment] j1 a b c d f 1.2mm probe point gnd 300mil fig. 3.
?15 cxa1386p/k fig. 4. pcb circuit schematic ?v (d) rn11 51 dgnd dgnd d0 dgnd d1 dgnd d2 dgnd d3 dgnd d4 dgnd d5 dgnd d6 dgnd d7 dgnd clk dgnd digital out connector kel: 8830e-020-170s (top view) rn10 75 rn10 75 rn10 75 rn10 75 rn10 rn11 51 rn11 51 rn11 51 rn11 rn12 51 rn12 rn12 51 rn12 51 rn12 51 c52 0.1 dgnd ?v (d) c53 0.1 ?v (d) dgnd ?v (d) dgnd c51 0.1 20 16 12 8 4 6 10 13 14 18 p29 c54 33 dgnd ?v (d) ?v (d) p30 dgnd dgnd dgnd p31 c55 33 dgnd ?.2v (d) ?.2v (d) p32 c56 33 agnd ?.2v (a) ?.2v (a) p33 agnd agnd p34 c57 33 agnd +5v (a) +5v (a) agnd ic13 : cx20202a-1 msb d2 d3 d4 d5 d6 d7 d8 d9 lsb nc nc clkn clk agnd2 v ref av ee nc nc nc nc nc out nc agnd1 dgnd inv dv ee rn9 75 rn9 75 rn9 75 rn9 75 rn8 75 rn8 75 rn8 75 rn8 75 rn8 c44 0.1 dgnd ?v (d) ?v (d) c46 0.1 c47 0.1 ?.2v (d) dgnd dgnd dgnd d/a out sw4 d/a inv d4 d6 d5 r23 3.2k ?.2v (d) p23 p24 p25 p26 p27 p28 c45 0.1 dgnd ?v (d) ?.2v (a) agnd r22 240 c50 33 c49 0.1 d/a full scale c48 0.1 r21 1k vr4 2k ic14 tl431cp d7 d6 d5 d4 d3 d2 d1 d0 rn7 51 rn7 51 rn7 51 rn7 51 c43 0.1 dgnd rn7 p19 p20 clkn clk agnd dgnd agnd rn9 dgnd l h p6 sw1 linv agnd ferrite bead agnd r9 1.3k vr2 2k c8 0.1 agnd ?.2v (a) ic1-2 tl4558 q1 2sa970 7 6 8 5 4 c9 0.1 agnd +5v (a) a/d full scale r6 240 ic3 tl431cp r8 510 vr1 2k 1 2 6 3 4 agnd agnd ic1-1 tl4558 agnd agnd r7 1k 2 7 3 4 agnd 6 dir.in amp.in agnd agnd agnd agnd agnd agnd agnd agnd c12 0.1 c11 0.1 c3 0.1 c6 1 c7 1 c4 3.3 r4 22k r5/11k vin offset r2 240 r1 51 r12 51 r11 43 r10 510 +5v (a) ?.2v (a) ?.2v (a) p2 dgnd j1 b v cc 1 q0 q1 q2 d0 d1 d2 v ee v cc 2 q5 q4 q3 d5 d4 d3 clk v cc 1 q0 q1 q2 d0 d1 d2 v ee v cc 2 q5 q4 q3 d5 d4 d3 clk ic9 : 10h176 dgnd dgnd dgnd c24 0.1 dgnd ?.2v (d) c26 0.1 dgnd ?.2v (d) v cc 2 dout_ cout_ din com in cout cin dout v cc 1 aout_ bout_ ain aout bout bin v ee ic12 : 10h101 v cc 1 aout_ bout_ ain aout bout bin v ee v cc 2 dout_ cout_ din com in cout cin dout ic11 : 10h101 c39 0.1 dgnd ?.2v (d) dgnd dgnd dgnd c41 0.1 dgnd ?.2v (d) dgnd dgnd rn4 75 rn4 75 rn4 75 dgnd c36 0.1 ?v (d) rn4 75 rn4 rn6 75 rn6 75 rn6 75 dgnd c42 0.1 ?v (d) rn6 75 rn6 rn5 75 rn5 75 rn5 75 dgnd c40 0.1 ?v (d) rn5 rn3 75 rn3 75 rn3 75 dgnd c35 0.1 ?v (d) rn3 75 rn3 rn1 51 rn1 51 rn1 51 rn1 51 v cc 1 aout_ aout ain_ ain bout_ bout v ee v cc 2 cout cout_ cin cin_ v bb bin bin_ ic2 : 10h116 v cc 1 q2 q3 cout_ d3 d2 s2 v ee v cc 2 q1 q0 clk d0 d1 cin_ s1 ic5 : 10h136 v cc enable_ x3 x2 x1 x0 a v ee v cc 1 z x7 x6 x5 x4 c b ic7 : 10h164 v cc 1 aout_ aout ain_ ain bout_ bout v ee v cc 2 cout cout_ cin cin_ v bb bin bin_ ic8 : 10h116 c5 0.1 c2 0.1 c10 0.1 c14 0.1 c13 0.1 rn1 dgnd dgnd r3 51 dgnd ?.2v (d) dgnd dgnd dgnd ?.2v (d) dgnd dgnd dgnd c22 0.1 dgnd ?.2v (d) dgnd c21 0.1 c37 0.1 dgnd c23 0.1 r14 51 ?v (d) dgnd ?v (d) dgnd dgnd ?.2v (d) c34 0.1 dgnd ?v (d) c38 0.1 rn2 51 rn2 51 rn2 51 rn2 51 rn2 dgnd dgnd ?v (d) dgnd c31 0.1 r18 51 sw3 decimation c30 0.1 c29 0.1 dgnd dgnd dgnd r20 51 dgnd c37 0.1 c1 0.1 17 19 clkn ?.2v (d) dgnd d3 d2 d1 l h p11 p12 d1 p18 r19 51 ?v (d) clk dgnd p13 d2 clk ic4 clc404ajp r15 330 nc vrb nc av ee av ee nc nc agnd vin agnd vrm agnd vin agnd nc nc av ee av ee nc vrt nc cxa1396d ?cxa1386p adapter clk clkn nc minv dv ee dgnd1 dgnd2 d7 d6 d5 d4 d3 d2 d1 d0 dgnd2 dgnd1 dv ee linv nc av ee p10 sw2 minv c24 0.1 c26 1 c25 0.1 ferrite bead d3 d0 9 1 2 7 3 5 15 11 ic10 : 10h176 c22 0.1 dgnd ?v (d) r17 51 r16 51 ?.2v (d) p17 p16 p15 p14 d6 d7 d4 d5 p9 clk p8 clkn c19 0.1 c20 10 agnd c18 0.1 ?.2v (a) agnd c17 0.1 agnd p5 p4 agnd agnd vin p3 av ee ?.2v (a) agnd c15 1 c16 0.1 a d c r13 1k agnd p1 vrb vrm vr3 1k p21 p22 ?.2v (d) ?.2v (a) c25 0.1 c27 0.1 dgnd dgnd p17 dv ee 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 7 8 10 12 13 14 15 16 1 11 6 9 2 3 4 12 14 15 16 1 11 10 9 13 5 6 7 8 2 3 4 8 9 11 12 13 14 15 16 1 5 6 7 10 28 31 32 40 39 38 37 36 33 41 42 9 10 11 12 13 14 15 16 17 18 19 20 21 2 3 4 5 6 7 8 1 22 23 24 25 26 27 29 30 35 34 2 3 4 5 8 9 10 11 12 13 16 1 14 15 6 7 2 3 4 8 9 11 12 13 14 15 16 1 5 6 7 10 rn5 75 linearity
?16 cxa1386p/k characteristics graphs fig 5. cxa1386p snr vs. input frequency input frequency [mhz] 100 10 1 snr [db] 25 30 35 40 45 50 clk = 75mhz, v ee = ?.2v fig. 6. cxa1386p effective bits vs. input frequency input frequency [mhz] 100 10 1 effective bits [bit] 4.0 5.0 6.0 7.0 8.0 clk = 75mhz, v ee = ?.2v fig. 7. cxa1386p 2nd, 3rd harmonic distortion vs. input frequency input frequency [mhz] 100 10 1 2nd, 3rd harmonic distortion [db] ?0 ?0 ?0 ?0 ?0 ?0 clk = 75mhz, v ee = ?.2v 2nd hmnc 3rd hmnc
?17 cxa1386p/k cxa1396d ?cxa1386p adapter (scale = 2/1) 55mm 35mm 28 15 14 1 cxa1386p adapter top view
?18 cxa1386p/k parts layout
?19 cxa1386p/k 1st layer component plane (top view) 4th layer solder plane (top view) printed pattern
?20 cxa1386p/k 2nd layer gnd plane (top view) 3rd layer power supply plane (top view)
?21 cxa1386p/k package outline unit: mm cxa1386p cxa1386k sony code eiaj code jedec code package structure package material lead treatment lead material package weight epoxy resin solder plating copper dip-28p-03 * dip028-p-0600-c 4.2g 28pin dip (plastic) 600mil 37.8 ?0.1 + 0.4 28 15 114 2.54 0.5 0.1 1.2 0.15 3.0 min 0.5 min 4.6 ?0.1 + 0.4 15.24 13.0 ?0.1 + 0.3 0.25 ?0.05 + 0.1 0?to 15 sony code eiaj code jedec code package material lead treatment lead material package weight ceramic gold plating package structure 44pin lcc (ceramic) 1.8g c1.016 c0.508 r0.2 12.7 0.1 + 0.35 16.51 ?0.25 1.27 0.1 1.905 0.25 12.5 0.2 0.3 1.651 0.18 1.951 0.25 1.27 0.635 0.07 pin no.1 index 2.159 0.5 lcc-44c-01 * qfn044-c-s650-a 1.8g

▲Up To Search▲

Price & Availability of CXA1386PK

	To Download CXA1386PK Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .